

CBTMN10 Datasheet

Table of Contents

1. General Description	03
2. Features	03
3. Applications	05
4. Application Block Diagram	05
5. Interfaces	
a. Power Supply	06
b. System Function Interfaces	
i. GPIOs	06
ii. Two-wire Interface (I2C)	06
iii. Flash Program I/Os	06
iv. Serial Peripheral Interface	06
v. UARTs	07
vi. Analog to Digital Converter (ADC)	07
vii. Reset	08
6. Module Specification	08
7. PCB Footprint and Dimensions	09
8. Module Pin-out and Pin Description	
a. Module Pin-out	09
b. Pin Description	10
9. Electrical Characteristics	
a. Absolute Maximum Ratings	11
b. Recommended Operating Ratings	11
c. Current	11
10. Ordering Information	11
11. Contact Information	12

1. General Description

The module CBTMN10 is a powerful, highly flexible, ultra low power Bluetooth Low Energy using Nordic nRF52810 SoC solution developed by CWD Innovations. With an ARM Cortex M4F MCU available 192 kB Flash, 24kB RAM, embedded 2.4GHz multiprotocol transceiver and an integrated PCB trace antenna or u.FL connector for external antenna. The module incorporates: GPIO, SPI, UART, I2C, I2S, PMD, PWM, ADC interfaces for connecting peripherals and sensors.

2. Key Features

- 2.4 GHz transceiver
 - -96 dBm sensitivity in *Bluetooth*® low energy mode
 - Supported data rates: 1 Mbps, 2 Mbps *Bluetooth*® low energy mode
 - -20 to +4 dBm TX power, configurable in 4 dB steps
 - On-chip balun (single-ended RF)
 - 4.6 mA peak current in TX (0 dBm)
 - 4.6 mA peak current in RX
 - RSSI (1 dB resolution)
- ARM® Cortex®-M4 32-bit processor, 64 MHz
 - 144 EEMBC CoreMark® score running from flash memory
 - 34.4 µA/MHz running from flash memory
 - 32.8 µA/MHz running from RAM
 - Serial wire debug (SWD)
- Flexible power management
 - 1.7 V-3.6 V supply voltage range


- Fully automatic LDO and DC/DC regulator system
 - Fast wake-up using 64 MHz internal oscillator
 - 0.3 μ A at 3 V in System OFF mode, no RAM retention
 - 0.5 μ A at 3 V in System OFF mode with full 24 kB RAM retention
 - 1.5 μ A at 3 V in System ON mode, with full 24 kB RAM retention.
-
- 192 kB flash and 24 kB RAM
 - Nordic SoftDevice ready
 - Support for concurrent multi-protocol
 - 12-bit, 200 ksps ADC - 8 configurable channels with programmable gain
 - 64 level comparator
 - Temperature sensor
 - Up to 32 general purpose I/O pins
 - 4-channel pulse width modulator (PWM) unit with EasyDMA
 - Digital microphone interface (PDM)
 - 3x 32-bit timer with counter mode
 - SPI master/slave with EasyDMA
 - I2C compatible 2-wire master/slave
 - UART (CTS/RTS) with EasyDMA
 - Programmable peripheral interconnect (PPI)
 - Quadrature decoder (QDEC)
 - AES HW encryption with EasyDMA
 - 2x real-time counter (RTC)

3. Applications

Due to varied support of protocols and stacks, the BLE module Nrf52810 can support various applications. A brief of the applications are as below.

- **INTERNET OF THINGS**
 - Smart Home products
 - Industrial mesh networks
 - Smart city infrastructure
- **ADVANCED WEARABLES**
 - Connected watches
 - Advanced personal fitness devices
 - Wearables with wireless payment
 - Connected Health
 - Virtual/Augmented Reality applications
- **INTERACT**
- **IVE ENTERTAINMENT DEVICES**
 - Advanced remote controls
 - Gaming controller
- **PERSONAL AREA NETWORKS**
 - Health/Fitness sensor and monitor device
 - Medical Device

4. Application Block Diagram



5. Interfaces

5.1 Power Supply

The module needs regulated power supply. The input voltage V_{cc} range should be 1.3V to 3.6V. Suitable decoupling must be provided by external decoupling circuitry (10uF and 0.1uF). It can reduce the noise from power supply and increase power stability.

5.2 System Function Interfaces

5.2.1 GPIOs

The general purpose I/O is organized as one port with up to 15 I/Os enabling access and control of up to 15 pins through one port. Each GPIO can be accessed individually with the following user configurable features:

1. Input/output direction
2. Output drive strength
3. Internal pull-up and pull-down resistors
4. Wake-up from high or low level triggers on all pins
5. Trigger interrupt on all pins
6. All pins can be used by the PPI task/event system; the maximum number of pins that can be interfaced through the PPI at the same time is limited by the number of GPIOTE channels.
7. All pins can be individually configured to carry serial interface or quadrature demodulator signals.
8. All pins can be configured as PWM
9. There are 4 ADC input in the 15 I/Os

5.2.2 Two-wire Interface (I2C Compatible)

The two-wire interface can communicate with a bi-directional wired-AND bus with two lines (SCL, SDA). The protocol makes it possible to interconnect up to 127 individually addressable devices. The interface is capable of clock stretching, supporting data rates of 100 kbps, 250kbps and 400 kbps.

5.2.3 Flash Program I/Os

The module has two programmer pins, respectively SWDCLK pin and SWDIO pin. The two pin Serial Wire Debug (SWD) interface provided as a part of the Debug Access Port (DAP) offers a flexible and powerful mechanism for non-intrusive debugging of program code. Breakpoints and single stepping are part of this support.

5.2.4 Serial Peripheral Interface

The SPI interfaces enable full duplex synchronous communication between devices. They support a three-wire (SCK, MISO, MOSI) bi-directional bus with fast data transfers. The SPI Master can communicate with multiple slaves using individual chip select signals for each of the slave devices attached to a bus. Control of chip select signals is left to the application through use of GPIO signals. SPI Master has double buffered I/O data. The SPI Slave includes EasyDMA for data transfer directly to and from RAM allowing Slave data transfers to occur while the CPU is IDLE. The GPIOs are used for each SPI interface line can be chosen from any GPIOs on the device and configured independently. This enables great flexibility in device pinout and efficient use of printed circuit board space and signal routing.

The SPI peripheral support SPI mode 0, 1, 2, and 3. The module have 3 SPI ports and their properties are as below:

Table 2: SPI port description

Instance	Master / Slave
SPI0	Master
SPI1	Master
SPIS1	Slave

5.2.5 UARTs

The Universal Asynchronous Receiver/Transmitter offers fast, full-duplex, asynchronous serial communication with built-in flow control (CTS, RTS), support in hardware up to 1 Mbps baud. Parity checking is supported. Support the following baud rate in bps unit: 1200/2400/4800/9600/14400/ 19200/28800/38400/57600/76800/115200.

Note: The GPIOs are used for each SPI/TWI/UART interface line can be chosen from any GPIOs on the device and configed independently.

5.2.6 Analog to Digital Converter (ADC)

The 12 bit incremental Analog to Digital Converter (ADC) enables sampling of up to 8 external signals through a front-end multiplexer. The ADC has configurable input and reference prescaling, and sample resolution (8,10, and 12 bit).

Note: The ADC module uses the same analog inputs as the LPCOMP module. Only one of the modules can be enabled at the same time

Module PIN Number	nRF52810 PIN Number	Description
4	P0.4/AIN2	General Purpose I/O

5	P0.3/AIN3	General Purpose I/O
27	P0.28/AIN4	General Purpose I/O
28	P0.6 /AIN6	General Purpose I/O


5.2.7 Reset

The reset pin of the module is in the internal pull-high state , when the reset pin of the module is input to a low level , the module will be automatically reset .After the reset pin is used , the parameters of the current setting will not be ANT .

6. Module Specification

Hardware Features	
Model	CBTMN10
Antenna Type	PCB Antenna and connector for Patch Antenna
Chipset Solution	nRF52810
Voltage	1.7v ~ 3.6v
Dimensions (L x W x H)	14.02 x 10.2 x 2 mm
Wireless Features	
Wireless Standards	BLE 5.0, ANT
Frequency Range	2400MHz-2483.5MHz
Data Rates	1-2Mbps
Wireless Security	AES HW Encryption
Transmit Power	Tx Power -20 to +4 dBm in 4dB Steps
Operating Mode	Central / Peripheral in BLE


7. PCB Footprint and Dimensions



PCB SIZE: (L) 14.2mm x (W) 10.2mm x (H) 2mm

8. Module Pin-Out and Pin Description

8.1 Module Pin-Out



8.2 Pin Description

Pin No.	Pin Name	nRF52810 MCU Pin	Pin Description
1	SWDIO	SWDIO	Programming Data
2	SWCLK	SWCLK	Programming clock
3	P21	P21	General purpose I/O pin.
		RESET	Configurable as pin Reset
4	P20	P20	General purpose I/O pin
5	P18	P18	General purpose I/O pin
6	P16	P16	General purpose I/O pin
7	P15	P15	General purpose I/O pin
8	P14	P14	General purpose I/O pin
9	P12	P12	General purpose I/O pin
10	P10	P10	General purpose I/O pin
11	GND	GND	GND
12	P09	P09	General purpose I/O pin
13	P06	P06	General purpose I/O pin
14	P05	P05	General purpose I/O pin
		AIN3	Analog input
15	P04	P04	General purpose I/O pin
		AIN2	Analog input
16	XL2	P01	General purpose I/O pin
		XL2	Connection for 32.768 kHz crystal
17	XL1	P00	General purpose I/O pin
		XL1	Connection for 32.768 kHz crystal
18	3.3V	3.3V	PWR
19	3.3V	3.3V	PWR
20	3.3V	3.3V	PWR
21	GND	GND	GND
22	GND	GND	GND
23	GND	GND	GND
24	GND	GND	GND
25	GND	GND	GND
26	GND	GND	GND
27	P30	P30	General purpose I/O pin
		AIN6	Analog input
28	GND	GND	GND

29	P28	P28	General purpose I/O pin
		AIN4	Analog input
30	GND	GND	GND
31	P25	P25	General purpose I/O pin
32	GND	GND	GND

9. Electrical Characteristics

a. Absolute Maximum Ratings

Parameter	Condition	Min.	Typical	Max.	Unit
Storage Temp.		-40		125	°C
ESD Protection				4000	V
Supply Voltage		-0.3		3.9	V
Voltage on I/O Pin		-0.3		3.6	V

b. Recommended Operating Range

Parameter	Symbol	Min.	Typical	Max.	Unit
Extended Temp.	TA	-40		125	°C
Power Supply	VCC	1.8	3.3	3.6	V
Input Low Voltage	VIL	-0.3		0.3*VCC	V
Input High Voltage	VIH	0.7*VCC		VCC	V

c. Current Ratings

System State	TX Peak @ 4dBm	RX Peak	Sleep Mode (Average)	Idle Mode (Average)
Current (peak) @ 3V	8 mA	10.8 mA	1.5 uA	1.5 uA

10. Ordering Information

Module No	Shielding	Antenna
CBTMN10	No	PCB & Patch Antenna Connector

11. Contact Information

CWD Innovation Private Limited.

Address: A-109,Rupa Solitaire Building, Millenium Business Park, Mahape, Navi Mumbai, Maharashtra 400710

Phone: +91 9322212987 (Sales)

Phone: + 91 8879229990 (Technical)

E-mail: info@cw din.com

Website: www.cw din.com