


CBTMN40 Datasheet

Table of Contents

1. General Description	03
2. Features	03
3. Applications	05
4. Application Block Diagram	05
5. Interfaces	
a. Power Supply	06
b. System Function Interfaces	
i. GPIOs	06
ii. Two-wire Interface (I2C)	06
iii. Flash Program I/Os	06
iv. Serial Peripheral Interface	06
v. UARTs	07
vi. Analog to Digital Converter (ADC)	07
vii. Low Power Comparator (LPCOMP)	08
viii. Reset	08
ix. NFC	08
6. Module Specification	08
7. PCB Footprint and Dimensions	09
8. Module Pin-out and Pin Description	
a. Module Pin-out	10
b. Pin Description	11
9. Electrical Characteristics	
a. Absolute Maximum Ratings	13
b. Recommended Operating Ratings	13
c. Current	13
10. Ordering Information	13
11. Contact Information	14

1. General Description

The module CBTMN40 is a powerful, highly flexible, ultra low power Bluetooth Low Energy using Nordic nRF52840 SoC solution developed by CWD Innovations. With an ARM Cortex M4F MCU available 1MB Flash, 256KB RAM, embedded 2.4GHz multiprotocol transceiver and an integrated PCB trace antenna or u.FL connector for external antenna. The module incorporates: GPIO, SPI, UART, I2C, I2S, PMD, PWM, ADC, NFC and USB interfaces for connecting peripherals and sensors.



2. Key Features

- Bluetooth5, IEEE 802.15.4, 2.4 GHz transceiver
 - -95dBm sensitivity in 1Mbps Bluetooth low energy (BLE) mode
 - -103dBm sensitivity in 125Kbps BLE mode (long range)
 - +8 dBm TX power (down to -20 dBm in 4 dB steps)
 - On-air compatible with nRF52, nRF51, nRF24L and nRF24AP Series
 - Programmable output power from +8dBm to -20dB
 - RSSI(1dB resolution)
 - Supported data rates:
 - *Bluetooth 5: 2 Mbps, 1 Mbps, 500 kbps, 125 kbps
 - *IEEE 802.15.4-2006: 250 kbps
 - *Proprietary 2.4 GHz: 2 Mbps, 1 Mbps
- ARM Cortex –M4 32-bit processor with FPU, 64 MHz
- Memory: 1MB flash / 256KB RAM
- HW accelerated security

- ARM Trust Zone Cryptocell 310 security subsystem
- 128 bit AES/ECB/CCM/AAR co-processor (on-the-fly packet encryption)
- Advanced on-chip interfaces
 - USB 2.0 full speed (12Mbps) controller
 - QSPI 32MHz interface
 - High speed 32MHz SPI
 - Type 2 near field communication (NFC-A) tag with wake-on field
 - Programmable peripheral interconnect(PPI)
 - 46 general purpose I/O pins
 - EasyDMA automated data transfer between memory and peripherals.
- 12 bit, 200ksps ADC –8 configurable channels with programmable gain
- 4 x 4 channel pulse width modulator (PWM)units with EasyDMA
- Audio peripherals : I2S, digital microphone interface (PDM)
- 5 X 32-bit timers with counter mode
- Up to 4xSPI masters/3xSPI slaves with EasyDMA
- Up to 2xI2C compatible 2-wire masters/slaves
- 2xUART(CTS/RTS) with EasyDMA
- Quadrature decoder (QDEC)
- 3x24-bit real-time counters(RTC)
- Flexible power management
 - Supply voltage range 1.7V to 5.5V
 - On-chip LDO regulators with automated low current modes
 - Regulated supply for external components from 1.8V to 3.3V
 - Automated peripheral power management
 - Fast wake-up using 64MHz internal oscillator


3. Applications

Due to varied support of protocols and stacks, the BLE module Nrf52840 can support varies applications. A brief of the applications are as below.

- **INTERNET OF THINGS**
 - Smart Home products
 - Industrial mesh networks
 - Smart city infrastructure
- **ADVANCED WEARABLES**
 - Connected watches

- Advanced personal fitness devices
- Wearables with wireless payment
- Connected Health
- Virtual/Augmented Reality applications
- **INTERACTIVE ENTERTAINMENT DEVICES**
 - Advanced remote controls
 - Gaming controller
- **PERSONAL AREA NETWORKS**
 - Health/Fitness sensor and monitor device
 - Medical Device
 -

4. Application Block Diagram



5. Interfaces

5.1 Power Supply

Regulated power for the SKB369 is required. The input voltage Vcc range should be 1.7V to 5.5V. Suitable decoupling must be provided by external decoupling circuitry (10uF and 0.1uF). It can reduce the noise from power supply and increase power stability.

5.2 System Function Interfaces

5.2.1 GPIOs

The general purpose I/O is organized as one port with up to 46 I/Os enabling access and control of up to 46 pins through one port. Each GPIO can be accessed individually with the following user configurable features:

1. Input/output direction
2. Output drive strength
3. Internal pull-up and pull-down resistors
4. Wake-up from high or low level triggers on all pins
5. Trigger interrupt on all pins
6. All pins can be used by the PPI task/event system; the maximum number of pins that can be interfaced through the PPI at the same time is limited by the number of GPIOTE channels.
7. All pins can be individually configured to carry serial interface or quadrature demodulator signals.
8. All pins can be configured as PWM
9. There are 8 ADC/LPCOMP input in the 46 I/Os

5.2.2 Two-wire Interface (I2C Compatible)

The two-wire interface can communicate with a bi-directional wired-AND bus with two lines (SCL, SDA). The protocol makes it possible to interconnect up to 127 individually addressable devices. The interface is capable of clock stretching, supporting data rates of 100 kbps, 250kbps and 400 kbps.

5.2.3 Flash Program I/Os

The module has two programmer pins, respectively SWDCLK pin and SWDIO pin. The two pin Serial Wire Debug (SWD) interface provided as a part of the Debug Access Port (DAP) offers a flexible and powerful mechanism for non-intrusive debugging of program code. Breakpoints and single stepping are part of this support.

5.2.4 Serial Peripheral Interface

The SPI interfaces enable full duplex synchronous communication between devices. They support a three-wire (SCK, MISO, MOSI) bi-directional bus with fast data transfers. The SPI Master can communicate with multiple slaves using individual chip select signals for each of the slave devices attached to a bus. Control of chip select signals is left to the application through use of GPIO signals. SPI Master has double buffered I/O data. The SPI Slave includes EasyDMA for data transfer directly to and from RAM allowing Slave data transfers to occur while the CPU is IDLE.

The GPIOs are used for each SPI interface line can be chosen from any GPIOs on the device and configured independently. This enables great flexibility in device pinout and efficient use of printed circuit board space and signal routing.

The SPI peripheral support SPI mode 0, 1, 2, and 3. The module have 3 SPI ports and theirs they properties are as below:

Instance	Master / Slave
SPI0	Master
SPI1	Master
SPIS1	Slave

5.2.5 UARTs

The Universal Asynchronous Receiver/Transmitter offers fast, full-duplex, asynchronous serial communication with built-in flow control (CTS, RTS), support in hardware up to 1 Mbps baud. Parity checking is supported. Support the following baud rate in bps unit: 1200/2400/4800/9600/14400/ 19200/28800/38400/57600/76800/115200.

Note: The GPIOs are used for each SPI/TWI/UART interface line can be chosen from any GPIOs on the device and configed independently.

5.2.6 Analog to Digital Converter (ADC)

The 12 bit incremental Analog to Digital Converter (ADC) enables sampling of up to 8 external signals through a front-end multiplexer. The ADC has configurable input and reference prescaling, and sample resolution (8,10, and 12 bit).

Note: The ADC module uses the same analog inputs as the LPCOMP module. Only one of the modules can be enabled at the same time

Module PIN Number	nRF52840 PIN Number	Description
7	P0.2/AIN0	General Purpose I/O SAADC/COMP/LPCOMP input
11	P0.3/AIN1	General Purpose I/O SAADC/COMP/LPCOMP input
16	P0.4/AIN2	General Purpose I/O SAADC/COMP/LPCOMP input
14	P0.5/AIN3	General Purpose I/O SAADC/COMP/LPCOMP input
13	P0.28/AIN4	General Purpose I/O SAADC/COMP/LPCOMP input

10	P0.29/AIN5	General Purpose I/O SAADC/COMP/LPCOMP input
12	P0.30/AIN6	General Purpose I/O SAADC/COMP/LPCOMP input
09	P0.31/AIN7	General Purpose I/O SAADC/COMP/LPCOMP input

5.2.7 Low Power Comparator (LPCOMP)

In System ON, the block can generate separate events on rising and falling edges of a signal, or sample the current state of the pin as being above or below the threshold. The block can be configured to use any of the analog inputs on the device. Additionally, the low power comparator can be used as an analog wakeup source from System OFF or System ON. The comparator threshold can be programmed to a range of fractions of the supply voltage.

5.2.8 Reset

The reset pin of the module is in the internal pull-high state, when the reset pin of the module is input to a low level, the module will be automatically reset. After the reset pin is used, the parameters of the current setting will not be ANT.

5.2.9 NFC


The NFC peripheral (referred to as the 'NFC peripheral' from now on) supports communication signal interface type A and 106 kbps bit rate from the NFC Forum. With appropriate software, the NFC peripheral can be used to emulate the listening device NFC-A as specified by the NFC Forum.

6. Module Specification

Hardware Features	
Model	CBTMN40
Antenna Type	PCB Antenna and connector for Patch Antenna
Chipset Solution	nRF52840
Voltage	1.7v ~ 5.5v
Dimensions (L x W x H)	25.4 x 20.07 x 2.5 mm
Wireless Features	
Wireless Standards	BLE 5.0, BLE MESH, ANT, Long Range
Frequency Range	2400MHz-2483.5MHz
Data Rates	1-2Mbps
Wireless Security	AES HW Encryption
Transmit Power	Tx Power -20 to +4 dBm in 4dB Steps


Operating Mode	Central / Peripheral in BLE
----------------	-----------------------------

7. PCB foot print and dimensions



8. Module Pin out and Pin Description

8.1 Module Pin Out



PCB SIZE: (L) 25.4mm x (W) 20.07 x (H) 2.5mm

8.2 Pin Assignment

Pin No.	Name	Pin Function	Description
1	P1_14	Digital I/O	General-Purpose I/O
			(standard drive, low frequency I/O only)
2	P1_10	Digital I/O	General-Purpose I/O
			(standard drive, low frequency I/O only)
3	P1_11	Digital I/O	General-Purpose I/O
			(standard drive, low frequency I/O only)
4	P1_12	Digital I/O	General-Purpose I/O
			(standard drive, low frequency I/O only)
5	P1_13	Digital I/O	General-Purpose I/O
			(standard drive, low frequency I/O only)
6	P1_15	Digital I/O	General-Purpose I/O
			(standard drive, low frequency I/O only)
7	PO_02	Digital I/O	General-Purpose I/O
			(standard drive, low frequency I/O only)
	AIN0	Analog Input	Analog Input

8	P0_31	Digital I/O	General-Purpose I/O (standard drive, low frequency I/O only)
	AIN7	Analog Input	Analog Input
9	P0_26	Digital I/O	General-Purpose I/O
10	P0_29	Digital I/O	General-Purpose I/O (standard drive, low frequency I/O only)
	AIN5	Analog Input	Analog Input
11	P0_03	Digital I/O	General-Purpose I/O (standard drive, low frequency I/O only)
	AIN1	Analog Input	Analog Input
12	P0_30	Digital I/O	General-Purpose I/O (standard drive, low frequency I/O only)
	AIN6	Analog Input	Analog Input
13	P0_28	Digital I/O	General-Purpose I/O (standard drive, low frequency I/O only)
	AIN4	Analog Input	Analog Input
14	P0_05	Digital I/O	General-Purpose I/O
	AIN3	Analog Input	Analog Input
15	P0_27	Digital I/O	General-Purpose I/O
16	P0_04	Digital I/O	General-Purpose I/O
	AIN2	Analog Input	Analog Input
17	P0_06	Digital I/O	General-Purpose I/O
18	GND	Power	Ground
19	VDD	Power	Power supply
20	P0_08	Digital I/O	General-Purpose I/O
21	P1_09	Digital I/O	General-Purpose I/O
	TRACEDATA3	Trace data	Trace buffer TRACEDATA [3]
22	P0_12	Digital I/O	General-Purpose I/O
	TRACEDATA1	Trace data	Trace buffer TRACEDATA [1]
23	P0_11	Digital I/O	General-Purpose I/O
	TRACEDATA2	Trace data	Trace buffer TRACEDATA [2]
24	P1_08	Digital I/O	General-Purpose I/O
25	P0_07	Digital I/O	General-Purpose I/O
	TRACECLK	Trace clock	Trace buffer clock
26	VBUS	Power	5V input for USB 3.3V regulator
27	DN	Digital I/O	USB D-

28	DP	Digital I/O	USB D+
29	P0_14	Digital I/O	General-Purpose I/O
30	P0_13	Digital I/O	General-Purpose I/O
31	P0_15	Digital I/O	General-Purpose I/O
32	P0_17	Digital I/O	General-Purpose I/O
33	P0_16	Digital I/O	General-Purpose I/O
34	P0_18	Digital I/O	General-Purpose I/O (recommended usage: QSPI / CSN)
	nRESET	Analog Input	Configurable as system RESET
35	P0_19	Digital I/O	General-Purpose I/O
			(recommended usage: (QSPI / SCK))
36	P0_20	Digital I/O	General-Purpose I/O
37	P0_21	Digital I/O	General-Purpose I/O
			(recommended usage: QSPI)
38	P0_22	Digital I/O	General-Purpose I/O
			(recommended usage: QSPI)
39	P0_23	Digital I/O	General-Purpose I/O
			(recommended usage: QSPI)
40	P0_24	Digital I/O	General-Purpose I/O
41	P0_25	Digital I/O	General-Purpose I/O
42	P1_00	Digital I/O	General-Purpose I/O (recommended usage: QSPI)
	TRACEDATA0	Trace data	Trace buffer TRACEDATA [0]
43	SWDIO	Debug	Debug serial data
44	SWDCLK	Debug	Serial wire debug clock input for debug and programming
45	P1_01	Digital I/O	General-Purpose I/O
			(standard drive, low frequency I/O only)
46	P1_02	Digital I/O	General-Purpose I/O
			(standard drive, low frequency I/O only)
47	P1_03	Digital I/O	General-Purpose I/O
			(standard drive, low frequency I/O only)
48	P1_04	Digital I/O	General-Purpose I/O
			(standard drive, low frequency I/O only)
49	P1_05	Digital I/O	General-Purpose I/O
			(standard drive, low frequency I/O only)
50	P1_06	Digital I/O	General-Purpose I/O
			(standard drive, low frequency I/O only)
51	P1_07	Digital I/O	General-Purpose I/O

			(standard drive, low frequency I/O only)
52	P0_09	Digital I/O	General-Purpose I/O
53	P0_10	Digital I/O	General-Purpose I/O
			(standard drive, low frequency I/O only)
	NFC2	NFC input	NFC antenna connection
54	GND	Power	Ground

9. Electrical Characteristics

a. Absolute Maximum Ratings

Parameter	Condition	Min.	Typical	Max.	Unit
Storage Temperature		-40		125	°C
ESD Protection	VESD	/		4000	V
Supply Voltage	VDDH, VBUS	-0.3	5	5.8	V
Voltage on Any I/O Pin		-0.3		3.63	V

b. Recommended Operating Ratings

Parameter	Symbol	Min.	Typical	Max.	Unit
Extended Temperature	TA	-40	25	125	°C
Power Supply	VDDH	1.7	5	5.5	V
Input Low Voltage	VIL	0		0.3xVC	V
Input High Voltage	VIH	0.7xVC		VCC	V

c. Current Ratings

System State	TX Peak @ 8dBm	RX Peak	Sleep Mode (Average)	Idle Mode (Average)
Current (peak) @ 3V	16.4mA	10.1 mA	3.16 uA	1.5 uA

11.Contact Information

CWD Innovation Private Limited.

Address: A109, Rupa Solitaire Building,

Millenium Business Park, Mahape,

Navi Mumbai 400701

Maharashtra, India

Phone: +91 845109999

E-mail: sales@cw din.com

Website: www.cw din.com